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Chapter 1
Introduction
Silicon Complementary Metal Oxide Semiconductor (CMOS) technology is well 
established for design and implementation of analog and digital integrated circuits. 
Current data processing applications require very high speed signal processing 
which can not be achieved in silicon based circuits as their present unity gain 
frequencies are limited to several MHz(upto 100) for litm geometry devices used 
in conventional analog design. This limitation generates the need for an alternative 
to silicon based technology for the design and implementation of high speed digital 
and analog integrated circuits. 
GaAs based devices are a promising alternative to silicon due to the higher 
mobility and peak velocity of the n-type GaAs, as well as the availability of semi-
insulating substrate.  Little work has been done to date on the application of 
GaAs Field Effect Transistor (FET) technology to analog integrated circuit de­
sign. Some analog circuits have been developed using conventional GaAs MEtal-
Semiconductor FETs (MESFET). A GaAs MESFET operational amplifier imple­
mented using certain gain-enhancement techniques was designed in 1986 [Lar86]. 
Issues related to analog integrated circuit design in GaAs were addressed in 1987 at Anadiginics Inc. [BS87, Sch87]. The report included the effects of side-gating 
and back-gating on analog circuits in MESFETs. A fast settling MESFET opamp 
was designed and presented in 1989 [THR89] . 
GaAs Heterojunction Field Effect Transistors (HFETs) are an attractive 
alternative to more conventional MESFET technology for high speed circuit ap­
plications. As discussed in Chapter 2, some of these advantages include higher 
gain and frequency response due to confinement of the conducting channel at the 
heterojunction between GaAs and the wider bandgap Al GaAs. Also, improved 
voltage swing and noise margin are obtained due to the higher Schottky barrier 
height on Al GaAs compared to GaAs. HFET device performance, particularly in 
modulation doped structures, has improved over the years and very high transcon­
ductance and current gain cutoff frequencies have been reported by various groups 
working in this area [Din78, Mim80]. 
More recently, strained channel or pseudomorphic HFETs, discussed in 
Chapter 2, have received attention for application as high frequency devices. Here 
the active channel consists of strained In GaAs sandwiched between the top Al-
GaAs layer and the GaAs substrate. Strained layer In GaAs HFETs have several 
advantages compared to normal GaAs devices [Wan90]. In particular, In GaAs has 
superior transport properties compared to GaAs which contributes to improved 
performance of AlxGai_sAs /InyGai_y As/GaAs HFETs. Sub-micron pseudomor­
phic n-HFETs have been reported with very high transconductance on the order 
of 930a- [Lab88].  Pseudomorphic HFETs of gm, of the order of 1100a have 
also been reported recently [CSA87] and n-HFETs having current gain cut-off fre­
quency of the order of 80GHz were reported in 1988 [WCRE88]. Very  low noise 
figure n-HFETs have been reported by various groups as well. A value of 2.5dB 
was reported by Chao et al. [Cha87], 1dB at 18GHz was reported in 1986 [Hen86] 
and 0.4dB at 8GHz in 1988 [Duh88]. 
A number of high speed digital circuits using HFETs have already been 
reported by various laboratories. A sub-nanosecond 1Kb RAM was reported by 3 
a group at the Fujitsu Labs [NKK+84]. A digital multiplier was reported by 
Honeywell Sensors and Signal processing Lab which operates at a frequency of 
500MHz [AMB+89]. A high-speed 1Kbit HFET static RAM has been reported 
by the Rockwell International [SWL+86] which demonstrate the high speed capa­
bilities of the n-HFETs. At present, however very little work has been done in 
analog circuit technology in HFETs. The only available report is that of an 8 Bit 
Digital to Analog converter using inverted n-HFETs implemented with a ladder 
network [SSF+88]. 
One of the main limitations of all GaAs FET circuits (MESFETs and 
HFETs) is the lack of high gain p-channel devices for realizing fully complemen­
tary circuits comparable to Si-CMOS technology. The main problem is the low 
hole mobility compared to the electron mobility in GaAs which leads to great mis­
matches between n and p-channel devices. In this technology, the use of strained 
In GaAs layers in p-channel HFETs appears to be a promising approach for im­
proving the hole mobility [Shu89]. Currently, an experimental effort is underway 
at Oregon State University to fabricate such devices. However, even the best ef­
forts to date still leave a large mismatch in the device properties of the n and 
the p type HFETs in terms of their transconductance and unity current gain fre­
quency. Because of this, it is not possible to have purely complementary logic in 
HFETs. Since, the p-channel device is a weak device (i.e. weak compared to re­
channel device in terms of transconductance) it can be used for a load as is done in 
pseudo-NMOS logic for digital applications. The advantage of using the p device 
over enhancement-depletion logic is in the voltage levels and the reduced power 
consumption [WE85]. Also, in analog circuits, the p-channel device can be used 
as a highly resistive load device. These advantages of having a weak p device can 
be utilized in analog and digital applications. 
The goal of the present thesis is to develop complementary analog building 
blocks using both n and p HFET devices. The design issues for analog integrated 
circuits are discussed, and an operational amplifier (opamp) is designed to operate 4 
in the GHz frequency range. Two different opamp schematics are discussed in this 
thesis. One of them is fully differential for switched-capacitor applications and 
the other one is differential to single-ended. The devices for the p HFETs are 
currently being fabricated at the Oregon State University and characterization of 
various parameters has been performed and used in the present work. 
A basic model for these devices is discussed in Chapter 2, which provides 
the theory and modeling of the HFET equivalent circuit used in MISIM (Model In­
dependent Simulator) for circuit simulation. There, a comparison of the model for 
p and n-channel devices (the latter from the Triquint Semiconductor, Beaverton, 
OR) is shown and parameters are extracted for circuit design. Chapter 3 describes 
two possible designs of an operational amplifier using these devices and shows  sim­
ulation results which characterizes the performance of the circuit. Techniques are 
introduced to get around the gate leakage problems in these devices. Also, other 
design problems are addressed and the limitations in the design are discussed. 
Even though the individual device parameters are not state of the art compared 
to other devices reported by other authors, reasonable circuit performance is pre­
dicted based on these in-house devices. Chapter 4 discusses the conclusions drawn 
from the work and the suggestions for further work. Chapter 2 
HFET Equivalent Circuit Models 
In order to perform circuit design based on a new technology such  as HFETs, 
accurate and reliable equivalent circuit models for the device behavior must exist, 
both for DC and high frequency operation. Such models serve as the basis for 
circuit simulation in standard packages such as Simulation Program for Interac­
tive Circuit Evaluation (SPICE). A number of equivalent circuit models have been 
developed for AlGaAsIGaAs devices and one of them was implemented into mi­
crowave UM-SPICE at the University of Illinois. This model, proposed by Cioffi 
et al. [CKT88] for HFETs, has been implemented in a Model Independent Simu­
lator (MISIM)[YK89] developed at the University of Washington, which evolved 
from the work at the University of Illinois. This simulator package is utilized in 
the present work for circuit design as discussed in Chapter 3. 
In the following, a brief description is given of the complementary pseudo­
morphic HFET device structure used in the process currently under development 
at OSU. This section is followed by a description of the equivalent circuit device 
model utilized and its implementation in MISIM. Finally, a comparison of experi­
mental device behavior to the equivalent model is shown, and the model parameters 
extracted for later use in circuit design. 2.1  Structure and Performance of HFETs 
The physical structure of the HFET essentially consists of an undoped GaAs 
substrate and various epitaxial layers grown on top as shown in Fig. 1. An active 
channel is formed of invGai_yAs above the undoped GaAs buffer layer substrate. 
On top of the active channel, a thin layer of undoped AlxGaiAs is grown called 
the spacer layer. Above the spacer layer is a thin doped AlsGai_zAs layer known 
as the delta layer which supplies the electrons for the n-channel device and acts as a 
high quality dielectric material between the gate and the n-channel in the In GaAs. 
A layer of AlxGai_xAs is again grown above the delta layer. The HFET structure 
is capped by a layer of highly doped GaAs which passivates the Al,Gai_xAs and 
facilitates ohmic contact formation [Din87]. This bottom structure then forms the 
n-channel device, which must be etched down in order to fabricate the source, drain 
and the gate contacts as shown in Fig. 1. An alternative, self-aligned planar struc­
ture can be fabricated using ion implantation [MFHK86], which is not considered 
here. The p-channel device is grown in a similar fashion with the undoped GaAs 
layer serving as an insulating region separating the n and p structures. Beryllium 
delta doping is used to supply holes to the upper In GaAs layer. To avoid the 
DX centers associated with silicon doping in Al GaAs, the Al mole fraction for the 
n-channel device must be kept below x = 0.2.  For the p-type device it may be 
kept higher in order to have higher band offsets and also a higher Schottky barrier 
height. 
When a high band gap semiconductor such as Al GaAs is grown on a 
lower band gap semiconductor such as GaAs or In GaAs, the difference in two 
band gaps is taken partially at the conduction band gap edge and partially at the 
valence band edge. In the doping scheme shown in Fig. 1, referred to as modulation 
doping, the dopants (Be or Si for p and n-channel respectively) are localized in 
the larger bandgap Al GaAs, the barrier material. The ionized holes and electrons 
transfer to the lower bandgap In GaAs layers where they are confined in a narrow 7 
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Figure 1. Proposed Complementary InGaAs MODFET Structure 
quantum well due to the potential barrier caused by the band gap discontinuities, 
where they form a quasi-two-dimensional (2D) hole or electron system. Due to 
the spatial separation from the ionized dopants, the mobilities in such layers are 
much larger than that of similarly doped bulk material. At room temperature, 
this arrangement can result in a mobility enhancement of as much as a factor of 
2, while at 77K, this enhancement can be a factor of 100. For this reason, HFETs 
fabricated using modulation doping are sometimes referred to as modulation doped 
field effect transistors (MODFET) or for n-channel devices, high electron mobility 
transistors (HEMT). 
Since InGaAs has a lattice constant much different than that of GaAs 
(or AlGaAs), strain results in this layer due to the lattice mismatch. Lattice 
mismatch in layers thinner then the critical thickness can be totally accommodated 
by coherent layer strain without forming defects[Duh88]. The critical thickness 
decreases with an increase in the lattice mismatch, i.e. for higher mole fractions 8 
of In. Above the the critical thickness, misfit dislocations form which degrade the 
electronic and optical properties of the material. Typical values for the predicted 
critical thickness are 150 A for an In mole fraction of 0.2 and 50 A for 0.5. The 
latter value is too thin for the device performance, therefore a typical compromise 
layer thickness would be 100 A with a mole fraction of 0.25. 
2.2  Equivalent Circuit Model of the HFET 
As mentioned before, a number of DC models for HFET devices have appeared 
in the literature. MISIM modeling is based on the model proposed by Cioffi et 
al.[CK T88] in 1988 shown in Fig. 2 for an n-channel device. The physical model 
simulates the operation of the two-dimensional gas of carriers at the heterointer­
face. The density of this gas and the resulting device current under an applied 
source drain bias are modulated by the gate voltage or the gate to source voltage. 
Most of the physics of the intrinsic device behavior is contained in the 
current source Ids shown in Fig. 2 and discussed in the next Section. The remaining 
elements represent various resistances and capacitances between the gate, drain 
and source of the device. All the capacitances which have subscripts ending with 
p are parasitics and can be neglected in the basic design as they are much smaller 
than the intrinsic capacitances. For the given device, the values of rd and rs are 
much smaller than the device output resistance. From experimental measurements, 
the average output resistance of the p device is of the order of 100kits and that 
of n device is 101d2s. The corresponding  rd  and rs values for the n and the p 
devices are 3011s and 1000I1s. When all the above assumptions are taken into 
account, the equivalent circuit model of Fig. 2 resembles that of a conventional 
silicon MOSFET. This similarity allows many of the silicon design procedures to 
be utilized in designing HFET circuits as discussed in Chapter 2. For the p device 
the model has to be modified. In that case, the current source is reversed as well as 
the diodes. Of course the model parameter values such as the mobility, saturation 9 
Cdsp 
Figure 2. Equivalent Circuit Model of HFET used in MISIM offered by Cioffi et al.[CKT88] 
velocity etc. are different and are discussed later. 
2.3  MISIM Modeling of the HFET 
The behavior of the current source Ids depends on a number of physical pa­
rameters, for example, mobility, device dimensions etc. The composition and the 
doping profile of the barrier material determine the device threshold voltage and 
the gate voltage swing. The Schottky barrier height depends on the Al mole frac­
tion and is given empirically for n-type material as [Wan90] 
(2.1) Obn = 0.37x + 1.12, 
where x is the mole fraction of Al in AlsGai,As. Whenever, the forward voltage 
of the Schottky diode exceeds the Schottky barrier height in Equation (2.3), the 10 
diode becomes forward biased and an exponential dependent current flows which 
is modeled as 
qVq
I = Io(ethdicr  1),  (2.2) 
where /0 is the reverse saturation current, which depends exponentially on Ob and 
?lid is the ideality factor which equals unity for a perfect Schottky barrier. The 
current depends exponentially on the Schottky barrier height. Thus, to reduce 
gate leakage, Ob should be large and 'lid close to unity. For a p-type material, the 
Schottky barrier height is given by 
(2.3) Obp = E9  Obn, 
where E9 is the bandgap of the AlzGai_sAs. The expression for the relationship 
between the threshold voltage and the doping in the A1GaAs layer is given by 
qNdd2d  (2.4) Vth = (kb  AEc 
262 
where dd is the thickness of the doped A1GaAs layer, E2 is the permittivity of the 
A1GaAs and Nd is the doping density. The conduction band energy discontinuity, 
AE,  , between the A1GaAs barrier and the InGaAs channel depends on the mole 
fraction of both the Al and the In, and is given by 
AE, = 0.476 + 0.143x2  0.373x + 0.9y  0.24y2,  (2.5) 
where x is the mole fraction of aluminum and y the mole fraction of indium. The 
expression for the maximum sheet charge density is given by [Wan901 
nso =  f 2Nd V20 + NM?  Nd  (2.6) 
where 
V20 = AEclq Ob  AEflq,  (2.7) 
where di is the thickness of the undoped A1GaAs spacer layer, and AEf is the 
Fermi energy relative to the bottom of the conduction band in the InGaAs. nso 11 
is the maximum channel sheet carrier concentration in the InGaAs before carriers 
start to transfer to A1GaAs barrier. 
All these equations are incorporated into the charge control model used 
in MISIM. The model expects the user to provide some parameters for the device 
and calculates the remaining based on the input values.  If the n30 value is not 
supplied, the model calculates it using the above relations. If the threshold voltage 
is specified, the model computes the value of the A1GaAs layer thickness. 
The device capacitances follow the equations given below in the saturation 
region [CKT88]. The source charge is given by 
Q, = nWL?i(Vg.  Vth),  (2.8) 
and the drain charge is given by 
(2.9) Qd = (1  Vat), 
where 
d = dd + d  (2.10) 
i is a correction factor, Vg, is the gate to source voltage, Vth  is the threshold 
voltage, while W and L are the width and the length of the device respectively. 
The capacitances are obtained by deriving the charges with respect to gate-to­
source voltage. These capacitances are linear in the saturation region, which is 
formally the same as a MOSFET [TG86]. 
The channel mobility and saturation velocity are either user specified or 
calculated from empirical relations. The model also calculates the values of rd and 
r, using the input material parameters. Similarly, the gate resistance is calculated. 
All these values are normalized using the input values of the device dimensions. 
The current source, Ids in Fig. 2, is given by 
Ids =  x93  x  [(1 + X4  ) + X:d)  1[1 + AVds]  (2.11) 
1  +  ;c  gd  g S 12 
where X9d, Xgs are complicated functions of the gate to source and gate to drain 
voltages,  is the channel length modulation factor and kp is a constant [CKT88]. 
In the next section, simpler models are discussed for ids which facilitate circuit 
design. 
2.4 Simplified Current-Voltage Characteristics for Design 
Purposes 
From the standpoint of analog integrated circuit design, the most important 
features of the equivalent circuit model of the DC current-voltage characteristics 
are an accurate description of drain current in the saturation region and the drain 
to source voltage required at the onset of current saturation. A number of papers 
describe analytic expressions for the drain to source current of a long channel 
HFET in the linear and saturation regions [Wan90]. The general expression for 
this current is based on the approximation that the variation of the potential in z 
direction normal to the channel is large compared to the potential variation along 
the channel. This so called gradual channel approximation is often employed in the 
design of the silicon based operational amplifiers and is used in the present work as 
well. The drawback of this approximation are that it fails to adequately model the 
early saturation effects of the drain-source current due to carrier saturation velocity 
and negative differential mobility effects. These effects are more pronounced for the 
devices with gate lengths shorter than about 3p in n-channel HFET technology. 
The MISIM modeling uses charge control models to take care of these effects. 
Because of short channel effects and the parasitic MESFET effect, the resulting 
expression for the current is quite complex as discussed in the previous section. 
For the sake of design purposes the gradual channel approximation is ap­
plied in the limit of either long or short channel devices. For a long channel device, 13 
the current in the linear region is given by 
(2.12) Ids = /3[K,  ]vdi, 
where 
liZCo  (2.13)
L 
V 9  V gs  (2.14) 
with  Vds  the drain to source voltage and Co is the gate capacitance, given by 
Co 
e2  (2.15)
d  Ad' 
where Ad accounts for the spatial separation of the 2D gas from the A1GaAs 
interface. In the saturation region 
idss--13(vgsvih)2,  (2.16) 
which is formally same as that of a MOSFET[TG861. 
For a short channel device, saturation occurs first due to velocity saturation 
rather than pinchoff, so that 
dss  = 13[1/0(\I V gs2  17132  VO)  (2.17) 
where 
Lys vo =  (2.18) 
IL 
while vs is the saturated velocity. The transconductance is given by 
bidss  (2.19)
Wg  v , I + t 
2 
The unity gain frequency fmax  is given by the following expression. 
9'm  (2.20) f 
ma  27rCo' 
The family of curves for an n-channel device simulated using MISIM model 
is shown in Fig 3. The '+' symbol indicates the source and drain voltage where sat­
uration would normally occur due to pinchoff. As seen in Fig 3, saturation occurs 14 
Ids 
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Figure 3. Ids vs. Vds for the n-channel device using MISIM. '+' indicates points where saturation 
would occur due to pinchoff. The current scale is in mA. 
much before the pinchoff voltage Vg,  Vth = 0, indicating that the short channel 
model is more appropriate for this device. For p-channel devices as discussed later, 
this is not the case and the long channel model is a better approximation due to 
the lower mobility of holes compared to the electrons. 
2.5  Parameterization of p-devices 
Parameter extraction for the p-channel devices is based on devices fabricated 
at OSU. The experimental data for the DC current-voltage characteristics were 
measured at OSU and data fitting performed using MISIM's parameter extracting 
capability. The representative fits for a typical p-channel device are shown in Fig. 4, 
which shows a reasonably good fit. The parameter values for which these fits were 
obtained are listed in the Table 1. High frequency measurements are currently in 15 
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Figure 4. Measured and Simulated Ids  vs.  Vds for the p-channel Device using MISIM. The 
current scale is in mA. 
progress at the OSU. However, no useful high frequency data has been obtained 
to date for extracting values for the parasitic capacitances in the equivalent circuit 
model. Thus, nominal values are used in MISIM based on the device geometry 
and material composition. 
The parameter extraction for n-channel devices is based on devices fabricated 
at Triquint Semiconductor in Beaverton, OR. The fits obtained for experimental 
Ids vs. Vds data are shown in Fig. 5. Some of the parameter values for these fits 
are shown in Table 2. The transconductance is calculated by taking a derivative 
of the drain current with respect to gate to source voltage. The differentiation was 
performed on the data shown in Fig. 5 using a simple program to give approximate 
values of the gm shown in Fig. 6. The output conductance was experimentally 
measured by taking the slope of the drain current with respect to gate to drain 16 
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Figure 5. Ids vs. Vg, for an n-channel device using MISIM. The current scale is in mA. 17 
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Figure 6. Measured and simulated values of Gm for n-channel device. 
voltage, in the saturation region.  As can be seen from Fig. 5, the agreement 
between experimental values and the simulated values from the model is reasonable. 18 
Design Parameter  Values Obtained by Direct Fit 
Sheet Carrier Concentration (/cm2)  1.0e12 
Saturation Velocity (cr22)  1.0e7 
Gate Resistance (11s)  30 
Source and Drain resistance (1{11s)  1.0 
Diode reverse saturation current (/cm2)  1e-4 
Diode Ideality factor  1.2 
Al mole fraction  0.5 
Channel Length Modulation Factor  0.08 
Mobility  ( Vcrnsec )  300 
Parasitic Capacitances (Pfs)  k-, 1.0e-2 
Table 1. p Device Measured Parameters 
Design Parameter  Values Used 
Sheet Carrier Concentration (/cm2)  1.002 
1.5e7 Saturation Velocity ( °I-La ) 
Gate Resistance (f2s)  30 
Source and Drain resistance (S2s)  30.0 
Diode reverse saturation current (/cm2)  2e-4 
Channel Length Modulation Factor  0.1 
Mobility  4000 (V sec 1 
Threshold Voltage  0.2 
Parasitic Capacitances (Pfs)  ,c.sd, 1.0e-2 
Table 2. n Device Parameters used for simulation 19 
Chapter 3 
Analog Integrated Circuit Design Using HFETs 
The design of analog integrated circuit blocks is well established in silicon 
CMOS technology. Some GaAs MESFET analog circuits such as operational am­
plifiers and switched capacitor circuits have been reported in the past[LCD89, 
Lar86]. HFETs have the potential for considerable improvement in transconduc­
tance, mobility and power over conventional MESFET circuits. In addition, the 
possibility of a complementary technology in HFETs would help improve the gain 
of the analog circuits, which has been a constraint in the present MESFET circuits, 
where various gain enhancement techniques must be employed to improve the gain 
of operational amplifiers designed. 
The intent of this chapter is to build up an operational amplifier using 
HFET complementary devices and compare them to the previous MESFET and 
silicon CMOS designs [LCD89, BS87, Sch87, THR89]. The application of such  an 
operational amplifier is in high speed signal processing and A/D conversion using 
switched capacitor circuits. Two different Gain-Bandwidth opamps are designed 
using both n and p type HFETs for high speed applications, and compared for 
different applications. 20 
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Figure 7. Small Signal Model of HFET 
3.1  Small Signal Model of an HFET 
For estimating the gain and frequency response for circuit design, it is useful 
to optimize a simplified small signal model of the device behavior  around some 
DC operating point. The model is derived from a linearized version of the circuit 
shown in Fig. 2. In the current design strategy, many elements have been neglected 
from the physical model like the gate resistance and parasitics. The parasitics are 
ignored based on the assumption that these capacitances are much smaller than 
the gate to source and gate to drain capacitances. The drain and source resistances 
are neglected as they are hopefully much smaller than the output resistance of the 
device. The value of output conductance(Rds) is measured by taking the slope of 
the gate-to-drain voltage with respect to the drain current in the saturation region. 
The transconductance(gm) is obtained from the derivative of the drain current with 
respect to gate-to-source voltage at the operating bias. The  diodes are always 
assumed to be reverse biased and do not conduct at any time of operation of the 
circuit. The resulting small signal circuit is as shown in Fig. 7. 21 
3.2  Important Aspects in design using HFETs 
Analog integrated circuit design using HFETs may not be compared directly 
to that of silicon CMOS circuits for several reasons. One assumption is that the 
gate diodes are never forward biased, which is never an issue in an insulated gate 
technology such as that of silicon MOSFETs. The mismatch in the mobilities of 
the p-type and the n-type has to be taken into account as well. In order to match 
them, the device sizes have to be chosen such that the trigger voltage is symmetric, 
otherwise a large amount of DC level shift is needed. These limitations in designing 
analog circuits using HFETs are discussed in the sub-sections below. 
3.2.1  Gate Leakage in HFETs 
A very serious limitation with the HFETs is the gate current through the 
Schottky diode gate. The Schottky diode behaves such that it has a very low 
resistance under forward bias, above the turn on voltage and very high resistance 
under the reverse bias. This behavior is implicit in the current-voltage relation 
given in Equation 2.2.  The design of analog circuits should be such that this 
Schottky diode is never forward biased.  This condition can be met if the gate 
to source voltage for both the p and the n type is much lower then the turn on 
voltage of the diode. If that is not the case, the diode becomes forward biased and 
an exponential dependent current flows in the forward path of the diode,  given 
by Equation 2.2. Considering the non-ideal model of the diode, if there is some 
current flowing through the diode, it results in a resistance parallel to a capacitor 
between the gate and source, and hence causes a zero or the pole depending upon 
whether it is in the feed-forward path or not. The network theory relationship for 
a resistor in parallel to a capacitor is given by, 
R 
(3.21)
I  1 + jwC R 22 
where the pole or the zero lies at a frequency of uRic .  Substituting an approximate 
value of C  1pf and resistance on the order of Klis, the frequency range of the 
poles is on the order of several GHz which lies in the range of operation of the 
circuit. 
The second problem caused by the leakage is current mismatch in asymmet­
ric circuits. This mismatch is highly uncontrollable and directionally undefinable 
and thus there is no way to avoid it other than to ensure that the biases are such 
that there is no leakage. 
3.2.2  Limit on Output Swing 
In the equivalent model of the HFET, there are series source and drain resis­
tances related to the material fabrication of the HFET. The output swing may be 
limited because of the voltage drop across these resistances. Even though these 
resistances are much smaller then the device drain to source resistance, there is 
some drop that limits the swing. The HFETs studied here appear to have sat­
uration due to velocity saturation and not pinchoff. The saturation voltage for 
velocity saturation occurs at a much lower value than the  VdS  = VgS  Vt pinchoff 
limit. The early saturation effect is demonstrated in the Fig. 3. The actual current 
modeling is quite complex and makes it very tough to determine the exact pole 
and zero locations. In HFETs, the level shifter stage is normally not like that in 
silicon CMOS, but consists of source follower with a series of diodes. This stage 
also limits the output swing of the circuit. 
3.2.3  Level Shifting 
The use of depletion mode devices and the very high mismatch in the pull-down 
and pull-up devices causes a large DC level shift in the voltages. This requires a 
counteracting DC level shift which can be implemented by a series of diodes. The 23 
inclusion of diodes cause some degradation of gain and phase in the circuit. Level-
shifting is important in these circuits as the gate to source voltage for every device 
has to be controlled in order to avoid leakage. As mentioned earlier, leakage is 
highly undesirable as it can completely destroy the frequency response. 
3.3  Gain Stages using Enhancement n and p loads 
The HFET gain stage shown in Fig. 8(a) has an n-channel device with a 
resistive load and gives a gain of  10 for appropriate biasing[TG86, TM87a, 
TM87b]. Because of the high mobility of the HFET device compared to silicon, the 
values of [3 are very high of the order e-, 10-3. Such high values require the designer 
to use smaller device dimensions and hence decrease the device transconductance. 
Thus, there is a trade off. In order that the device stays in saturation, the resistor 
value must be chosen to be small, on the order of lkits. Based on an analysis of 
the simplified small signal model, the gain of this stage is approximately given by 
Vout  RLRds 
A  =  (3.22) =  gn11  RL Vin  Rds 
where, grni is the transconductance of the input n-channel device M1 and Rd, is 
its output resistance.[TG86] Substituting the appropriate values, the numerically 
calculated At, is ti 10. 
Figure 8 shows a gain stage with a p load biased at the appropriate value. 
The gain for the stage is given by the following relationship 
1 
Ai,  (3.23) 
gna  gdi  gdl 
where, the subscripts i corresponds to input device and subscript 1 corresponds to 
the load device. 
The gain from the stage is ti 25 to 27 dBs. The gain of this stage is greater 
that of the gain stage shown in Fig. 8 due to the fact that the output resistance of 
the p type device is an order of magnitude higher then that of the n device. The 24 
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Figure 8. Gain Stages built with n and p HFETs 
gain expression given by Equation 3.23 in HFETs as compared to that of CMOS 
is better in that there is no body effect due to the substrate. However, the gain of 
a corresponding CMOS stage is still large because the current through the device 
is smaller and gain is inversely proportional to the device current. 
3.4  Operational Amplifier design using HFETs 
The operational amplifier(opamp) is the most commonly used analog building 
block in switched-capacitor filters and A/D converters[TG86]. Ideally, an opamp is 
a voltage controlled voltage source with zero output impedance and infinite input 
impedance. An opamp essentially consists of three stages, a differential input 
stage, a level-shifter stage and an output buffer stage. In this project, an attempt 
towards designing a high gain-bandwidth opamp using HFETs has been made. As 
mentioned in Chapter 1, the GaAs MESFET opamps built until now have had a 
problem in achieving high DC open loop gain. The use of complementary devices 
in HFETs gives a high gain compared to conventional MESFETs as the gn, of the 25 
p-channel device is an order of magnitude lower than that of an n-channel device. 
The choice of GaAs over silicon is an advantage as the unity gain frequencies of 
the corresponding dimension GaAs device are of the order of 10GHz, which gives 
good bandwidth for the opamp. The present design is discussed in different stages 
in the following sections. 
3.4.1  Input Differential Stage 
Conventional CMOS opamp design uses a differential to single-ended(DSE) first 
stage which typically gives them a gain of  35-40dBs. The design initially was 
started using this kind of a differential stage, as shown in Fig. 9 which gives a gain 
given by 
A, 
gmt  (3.24) 
gm/ 
where, subscripts i and 1 correspond to the input and load stage. This expression 
follows from Equation 3.23 in the limitation that gdi and gdl are much smaller than 
gmi. However, this stage faces a serious problem of gate leakage if the load devices 
are enhancement type. This problem is severe because the signal goes through the 
node where leakage is present which is the common gate of the load devices. The 
gate leakage arises because a diode between the gate and source of the p-device is 
forward biased. In the presence of any leakage, current flows through the forward 
diode which in the feed-backward path gives rise to a pole and in the feed-forward 
path gives rise to a zero. Since, the bandwidth is on the order of GHz, as simulated 
using MISIM, these poles and zeroes can lie in the band of interest thus adversely 
affecting the frequency response as discussed later in Section 3.6.1. 
One solution to the problem is the use of depletion p-channel load devices 
with large positive threshold voltage.  This changes the turn-on voltage of the 
p-channel device, thus reducing the bias across the Schottky diode. 
The other configuration considered here was realized by replacing the differen­26 
(a) Differential to Single Ended Stage (b) Fully Differential Stage 
Figure 9. Differential Input Stages 
tial to single ended stage by the fully differential stage to improve the frequency 
response. This design turns out to be a more robust stage and gives a gain of 23 
dBs one sided and phase margin of 88° which is very stable. 
3.4.2  Output Buffer and Level Shifter Stage 
An HFET source follower is shown in the Fig. 10. These are mainly used as 
buffers or level shifters. The gain of a source follower is usually one if the gml is 
much larger then the output conductance of the current source FET and the input 
FET. The output impedance of the source follower is given by[TG86], 
1  (3.25) Ro --= 
gmi 
Thus, gmi of the N1 can be chosen to give a low value of impedance. The 
output buffer is designed so that the transistors have large dimensions and hence 
have a very low resistance as Ro of a single device is directly proportional to 
Level shifting can be performed by using a series of diodes; each diode shifts the 27
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(a) Source Follower  (b) Source Follower as Level Shifter 
Figure 10. HFET Source Follower as Buffer and Level Shifter 
voltage by an amount approximately equal to its turn on voltage. The diodes in 
Fig. 10(b) are assumed to be non-ideal Schottky diodes whose turn on voltage 
depends on the ideality factor and the reverse saturation current as discussed in 
Chapter 2. The turn on of the present diodes is approximately 0.6volt although 
work is under way to improve this value closer to 1volt. 
3.5  Operational Amplifier Specifications 
The present opamp design is primarily for high frequency operations. Thus 
the main objective of the design is to maximize the gain-bandwidth of the opamp. 
An important application of these opamps is over-sampled data systems for the 
conversion of analog to digital signal. The sampling rate required in those sys­
tems requires bandwidth on the order of GHz. Because of the material properties 
of GaAs, such high speed is available in a system designed with HFETs. For so 
called Over-Sampled data systems or the Sigma-Delta Modulators, a gain of ap­
proximately 50-60 dB is needed. Also, there should be no gate leakage in switched 28 
capacitor implementations as it can leak charge from the capacitor which determine 
the values of the coefficients. 
3.6  Opamp Design using Differential to Single Ended Stage 
The differential to single ended design is shown in Fig. 11. The opamp consists 
of the differential pair formed by n-channel transistors Nl. The cascode transistors 
N2 are added to obtain higher loading impedance in this stage. Cascoding leads 
to a 6dB more gain in this stage. Moreover cascoding isolates the output from the 
large capacitance of the input stage since the dimensions of N2 are much smaller 
than that of the input transistors N1 [TG86]. The load devices P1 are chosen 
thin and long in order to have low gm and gd. This enhances the gain from this 
stage. Both the branches in the differential pair are symmetrical and, under the 
assumption that there is no leakage, behave exactly like a CMOS differential to 
single ended one-stage opamp. In case of asymmetry in the branches, the currents 
through both of them differ thus changing the voltage drops across the loads in 
such a way that the input transistors go out of saturation. The output from the 
stage is fed to a level shifter formed by N3, a series of level-shifting diodes and the 
current source. The final stage in the opamp is the output buffer which serves the 
purpose of achieving a low output resistance of 5011s. 
3.6.1  Frequency Response 
Frequency response of the opamp in Fig. 11 is analyzed using the small signal 
equivalent shown in Fig. 12.  This equivalent circuit of the first stage can be 
reduced using the half-circuit concept when the loading due to the buffer stage is 
ignored. The solution of this circuit is: 
Rico  Rgm
Av(i4.0)=  (3.26)
1+ RjwCi 29 
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Figure 11. Schematic of the differential to single-ended opamp. The specifications are Vdd = 
5V, Vs, = 5V, CL, = 1pf 
Transistor  Width Gum  Length(pm) 
Ni  300 
P1  6  8 
N2  80 
N3  40  2 
N4  200  2 
Table 3. Device Dimensions for differential to single ended opamp 30 
where R = RdslIR1 and C9d = cgs = C1. The zero in the above transfer function 
lies beyond the region of interest. The pole is calculated at 66MHz which is in 
reasonable agreement with the simulated value for the uncompensated pole 
100MHz). The  R  and C values used for this estimate were 500Kft and 0.5pf 
respectively. 
The uncompensated circuit has an inadequate phase margin (20 degrees). A 
compensation capacitor of 0.32pf was connected between the output of the first 
stage and the inverting input. Gain and Phase plots with this compensation ca­
pacitor are contained in Fig. 14 and Fig. 15.  From these graphs, it is evident 
that: 
The phase margin has been improved to 45 degrees. 
Compensation has introduced a pole at 500 KHz 
The transfer function has a new zero at 10 MHz. 
The gain-bandwidth product is 1.5 GHz. 
To analyze the location of the newly-introduced pole-zero pair, the circuit of Fig. 16 
is used. Since the pair is before the uncompensated pole, the opamp is parameter­
ized by the dc gain Ao, input resistance R2 and the output resistance Rout. The 
new transfer function is: 
Ao + RontjwCo A, =  (3.27)
1 + RoutjwCc 
where the loading is ignored. Rout was found out by simulating the circuit with 
a known load and comparing the output with the unloaded case. This gives Rout 
to be 500k11. With an observed dc gain of 35, the pole and zero locations are 
calculated (observed) to be 620 KHz (500KHz) and 21 MHz (10MHz). 31 
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Figure 12. Small-Signal Analysis32 
Design Parameter  Obtained Values 
Gain  33dBs 
Bandwidth  1.5GHz 
Phase Margin  45 Degrees 
Slew Rate  1000 V°"s psec 
Output Impedance  ,--,50S2s 
Input Impedance  ,1Gf/s 
Common Mode Rejection Ratio(DC)  140dB 
Power Supply Rejection Ratio(DC)  180dB 
Offset Voltage  ,10mV 
Output Swing  5Volts 
Table 4. Simulated Opamp Performance Parameters for Differential to Single Ended Opamp 33 
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Figure 13. Simulated Common Mode Rejection Ratio 34 
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Figure 14. Simulated Open Loop Magnitude Response 
3.6.2  Performance Evaluation 
The figures of merit for the differential to single ended opamp are listed in 
Table 4. The gain bandwidth for this opamp is 1.5GHz. The phase margin of 45 
degrees is obtained by using a compensation capacitor of 0.32pf in the feed forward 
path of the opamp. The expected slew rate of the opamp should be ti 1000 vt:s1::. 
The output impedance of the opamp is approximately 50 51s which is obtained 
by having a large device of dimensions 200 pm in the output source follower. 
The simulated offset voltage of the opamp is nearly 10mV, which is a significant 
improvement over that of a MESFET based opamp. Also, the output swing from 
a power supply of 10Volts is approximately 5Volts. The DC values of the power 
supply rejection ratio(PSRR) and the common mode rejection ratio(CMRR) are 
listed in Table 4. These values are considerably higher for this opamp. The plot 
of the CMRR is shown in Fig. 13. The CMRR drops down after a couple of mega 
hertz. Thus design needs to be improved in order to get a higher CMRR at these 
frequencies. 35 
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Figure 15. Simulated Open Loop Phase Response 
Figure 16. Opamp with Compensation 36 
Transistor  Width(pm)  Length(pm) 
N1  100  2 
P1  8  6 
N2  30 
N3  40 
N4  200  2 
Table 5. Device Dimensions of Fully Differential Opamp 
3.7  Fully Differential Configuration 
The other configuration which was designed for this thesis is the fully differ­
ential configuration shown in Fig. 17. This design is based on the results obtained 
from the single fully differential stage. This stage gives a gain of roughly 23 dBs 
and a phase of 92 degrees. This shows that we can safely cascade two stages to 
form a multiple stage opamp. The multiple stages combine to give a higher value 
of gain. The gain obtained from the final two stage configuration is 48dBs. This 
value could be further improved by using cascode devices. In this design, the de­
vices marked N1 are the input devices. Their dimensions are kept very large in 
order to obtain high gm. The p-channel devices, on the other hand, are thin and 
long to give a higher output impedance. 
The output from the differential pair needs level-shifting in order to fix the 
low gate to source voltage for the second differential pair. Level-shifting is done 
with the diodes and the transistor N2. This level- shifted output is then input to 
the second differential pair. The output from the second differential pair is again 
level-shifted and finally it goes to a output buffer, which is sized to give an output 
impedance of 501/s. 37 
Figure 17. Schematic of the Fully-Differential Opamp 
The frequency response of the cascaded opamp is depicted in the gain and 
phase plots shown in Fig. 18 and Fig. 19. The uncompensated opamp had dominant 
poles at 100MHz, 1GHz. The cascading of the two stages results in loading, of the 
source follower, which causes the pole of the source follower to lie in the band of 
interest. The output capacitance of the source follower is sufficiently large that the 
pole appears at around 700MHz. This causes three poles to lie within the unity gain 
frequency which complicates compensation. The compensation technique applied 
for this design has capacitors in the feed forward paths, shown in Fig.  18 by CC1 
and CC2, which generates two left half plane zeroes for compensation. A phase 
margin of 42 Degrees was obtained for this opamp with a gain-bandwidth product 
of 3.6GHz. 
Other figures of merit of this opamp are listed out in Table 6. The power 
supply rejection ratio is shown in the Fig. 20. The high value of power supply 
rejection, even at frequencies of the order of mega hertz, makes the design perfectly 
applicable for switched capacitor circuits. This helps in overcoming the clock noise 
which has plagued silicon CMOS. 38 
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Figure 19. Simulated Open Loop Phase Response 39 
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Figure 20. Simulated Power Supply Rejection Ratio 40 
Design Parameter  Typical Values 
Gain  48dBs 
Bandwidth  3.6GHz 
Phase Margin  42 Degrees 
Slew Rate  1000 V °"s  psec 
Output Impedance  ,--,50C2s 
Input Impedance  ,---,1GS2s 
Common Mode Rejection Ratio(DC)  160dB 
Power Supply Rejection Ratio(DC) (Vdd)  284dB 
Offset Voltage  r-20mV 
Output Swing  5Volts 
Table 6. Simulated Opamp Performance Parameters for fully-differential opamp 41 
Chapter 4 
Conclusions and Future Work 
4.1  Results and Conclusions 
The goal of this research was to demonstrate the suitability of GaAs HFET 
integrated circuit technology for the realization of high speed circuits. The design 
here of various high gain-bandwidth product operational amplifier demonstrates 
the advantages of HFETs over conventional GaAs MESFETs and silicon CMOS 
devices. 
MISIM was used to model pseudornorphic HFETs, and was parameterized 
for both the n and the p type devices using measurements from devices fabricated 
at Oregon State University and at Triquint Semiconductor. The differential to 
single ended opamp gives a DC open loop gain of 33dBs. Though this value is not 
as high as those of silicon based operational amplifiers, a more reasonable value 
can be obtained by using clever design tricks. Though the gain is not very high, 
a gain-bandwidth of 1.5GHz is obtained, which is reasonable for high frequency 
operation. The output swing from the opamp is 5 Volts from a power supply of 
10 Volts. The values of power supply rejection ratio and common mode rejection 
ratios are comparable to those of silicon based operational amplifiers. 
The two stage fully differential opamp gives a DC  open loop gain of 48dBs 
and can be further increased to 54dBs by using  a cascode design. This value is 42 
comparable to that of a silicon based opamp used for switched-capacitor circuits. 
The desirable specification for open loop gain for switched-capacitor circuits is ap­
proximately 60dBs. The value of gain is a reasonable improvement over MESFET 
opamps due to the use of complementary p-channel devices. This (Tamp has a 
high value of power supply rejection ratio which makes it suitable for mixed-mode 
applications. The output swing for this opamp is 5Volts from a power supply of 
10Volts which is an improvement over MESFET opamps. 
4.2  Future Work 
This work serves as a basis for future work in analog integrated HFET circuits. 
Improvement in the design and the technology are both required. The following 
subsections discuss some possible future work to be performed in this area. 
4.2.1  Improvement in Technology 
Analysis of the present devices suggests several improvements in the device 
design which would improve both the frequency response and the gain of HFET 
circuits based on present in-house devices. One problem is the parasitic effect of 
the series drain and source resistances which reduce the effective external transcon­
ductance as 
gMtnt  (4.28) grnext =  1 + 
where gni  is the intrinsic transconductance of the device. An improvement of 
almost a factor of 2 is expected in the present devices by reducing  Rd  in Equa­
tion 4.28.  Another area of improvement is the gate leakage controlled by the 
Schottky barrier height, Ob. This parameter can be increased through increased 
mole fraction in the Al GaAs layer, and by planar doping barriers in the Al GaAs. 43 
4.2.2 Design Improvement 
Several design methodologies can be used to prevent some problems that are 
inherent to these devices. One such problem is the gate leakage, for which circuits 
can be designed which can effectively control it. The gate leakage appears  due to 
the excessive gate-to-source voltage, which can be dropped down such that it is less 
than the Schottky barrier height. Some kind of very low resistive voltage shifters 
like diodes can be a promising solution to this problem. Recent opamp designs 
are based on single-stage circuits, because they are relatively low in parasitics 
and delays. The DSE opamp design can be improved by using the popular gain-
enhancement techniques already used for MESFET opamps. 
4.2.3 Implementation of Switched Capacitor Circuits us­
ing HFETs 
As mentioned previously, one of the applications of a high gain-bandwidth 
product opamp is for switched capacitor circuits. Other elements besides opamps 
in such circuits are the switches and the capacitors which are used in both filter and 
A/D conversion circuits. The next step in the present design is to design effective 
switches free of leakage. In switched capacitor circuits leakage must be avoided 
as it depletes the charge from the capacitor thus losing signal. The fabrication of 
linear capacitors in this technology is also essential to implement switched capacitor 
circuits. 
4.2.4 Design of Noise-Free Digital Logic 
The possibility of building an HFET technology opamp leads to the consid­
eration of combining digital and analog design on the same chip. The problem 
with mixed mode circuits is the noise inherent in digital circuits combining with 
the analog signal through the common power supply lines. One way of eliminating 44 
Vdd 
Figure 21. Proposed Digital Logic for Mixed-Mode Signalling 
such noise is through separate power supply lines. This solution can not be realized 
in CMOS silicon technology as noise gets coupled through the body or substrate. 
The semi-insulating GaAs substrate used in the present work is an advantage in 
this application. In any case, it is reasonable to design less noisy digital logic. An 
implementation of such logic is as shown in the Fig. 21 in which the p device is 
used as a constant load and n devices are used as switching devices. This design re­
sembles pseudo NMOS logic(or DCFL logic in GaAs MESFET Technology) which 
dissipates lower power at high frequencies than conventional CMOS. Thus, HFET 
technology can be a reasonable alternative technology to present well established 
technologies. 45 
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